|
Instructors: Prof. Dr.-Ing. Klaus Hofmann; M.Sc. Dominic Korner
Event type:
practical / lab /internship
Org-unit: Dept. 18 - Electrical Engineering and Information Technology
Displayed in timetable as:
HDL Lab
Subject:
Crediting for:
Hours per week:
3
Language of instruction:
Englisch
Min. | Max. participants:
- | -
Course Contents:
Realisation of a VHDL- or Verilog-based VLSI System Design Project in a Team with industrial constraints
Literature:
Lecture slides „CAD4SoC"
Preconditions:
Mandatory Prerequisite: Lecture Computer Aided Design for SoCs,
At least one high-level Programming Language, Basic Know-How Linux/Unix, Computer Architectures
|
