|
Instructors: Prof. Dr.-Ing. Klaus Hofmann; M.Sc. Maximilian Jürgen Reuter
Event type:
Exercise
Org-unit: Dept. 18 - Electrical Engineering and Information Technology
Displayed in timetable as:
E: UE Adv. Dig. IC
Subject:
Crediting for:
Hours per week:
1
Language of instruction:
Englisch
Min. | Max. participants:
- | -
Course Contents:
MOS Transistor Models, CMOS Logic Gates, Chip Layout and Design Rules, Static and Dynamic Behavior of CMOS Circuits, Synchonous CMOS Circuits, Performance and Power Characterisation, Design Techniques and CAD Tools, FPGA and Gate Array Technologies, Memory Technologies, Chip Test.
Literature:
Lecture Slide Copies; John P. Uyemura: Fundamentals of MOS Digital Integrated Circuits; Neil Weste et al.: Principles of CMOS VLSI Design
Preconditions:
Lecture "Electronics"
|
